We report on a 3 nm AlN/GaN HEMT technology for millimeter-wave applications. Electrical characteristics for a 110 nm gate length show a maximum drain current density of 1.2 A/mm, an excellent electron confinement with a low leakage current below 10 μA/mm, a high breakdown voltage and a F T /F max of 63/300 GHz at a drain voltage of 20V. Despite residual trapping effects, state of the art large signal characteristics at 40 GHz and 94 GHz are achieved. For instance, an outstanding power added efficiency of 65% has been reached at V DS = 10V in pulsed mode at 40 GHz. Also, an output power density of 8.3 W/mm at V DS = 40V is obtained associated to a power added efficiency of 50%. At 94 GHz, a record CW output power density for Ga-polar GaN transistors has been reached with 4 W/mm. Additionally, room temperature preliminary robustness assessment at 40 GHz has been performed at V DS = 20V. 24 hours RF monitoring showed no degradation during and after the test.
I. INTRODUCTION
Gallium Nitride (GaN)-based RF power devices have made substantial progress in the last decade, which will enable new applications such as military wireless communication, SATCOM and 5G next generation of mobile broadband. Indeed, those applications operating at high frequency need compact systems, for which the poweradded-efficiency (PAE) is a critical parameter. That is why, achieving both high PAE and output power density (P OUT ) in the millimeter-wave (mmW) range represents currently one of the key goal for the GaN technology. High Electron Mobility Transistors (HEMT) on SiC have already demonstrated attractive efficiencies up to Ka-Band [1] - [5] but limited data have been reported so far in the Q-Band [6] - [8] and above [9] - [15] . To obtain very high frequency performance, it is necessary to shrink the device dimensions and wisely optimize the epilayer stack, especially the barrier thickness. Thus, the gate length scaling must be linked to the reduction of the gate to channel distance in order to avoid short channel effects [16] . We have previously demonstrated the interest of the AlN/GaN heterostructure for mmW applications including the use of an ultrathin 4.0 nm barrier combined with an optimized Carbon-doped buffer [17] . Downscaling the barrier thickness could not only improve the power gain and thus the power-added-efficiency but also reduce the strain enabling a better device reliability. In this work, we report on a further scaled 3.0 nm barrier AlN/GaN HEMTs power performance up to the W-Band. Besides the state-of-the-art performance, a preliminary large signal robustness assessment at 40 GHz on these mmW devices is demonstrated.
II. DEVICE FABRICATION
The heterostructure has been grown by metal organic chemical vapor deposition (MOCVD) on 4-in. SiC substrates. Fig. 1 shows the cross section of the HEMT structure consisting in an AlN nucleation layer, a carbon-doped GaN buffer layer followed by an undoped 100 nm GaN channel and a 3.0 nm ultrathin AlN barrier layer. The HEMT was capped with a 10 nm thick in-situ SiN layer used both as early passivation as well as to reduce the surface trapping effects. Room-temperature Hall effect measurements showed a high electron sheet concentration of 1.9×10 13 cm −2 with an electron mobility of 965 cm 2 /Vs. A Ti/Al/Ni/Au metal stack annealed at 850 • C for 1 min has been used to form the source-drain ohmic contacts directly on top of the AlN barrier by etching the in-situ Si 3 N 4 layer. Then, Ni/Au T-gates with various lengths were defined by e-beam lithography. The SiN underneath the gate was fully removed by SF 6 plasma etching through the e-beam lithography. Finally, a 200 nm PECVD Si 3 N 4 layer was deposited as final passivation.
III. DC AND SMALL SIGNAL CHARACTERISTICS
DC measurements have been carried out with a Keysight A2902A static modular and source monitor. Fig. 2 shows the output and transfer characteristics of the fabricated 2×25 µm AlN/GaN-on-SiC HEMTs. The gate-source voltage was swept from −4 V to +2 V with a step of 1 V. The maximum drain current density I Dmax is about 1.2 A/mm for GD = 0.5 µm (shown in Fig. 2(a) ). An identical pinch-off voltage V TH = −2 V (shown in Fig. 2(b) ) is observed for the different gate lengths with a drain leakage current below 20 µA/mm, which reflects the absence of short channel effects and the excellent electron confinement. A transconductance of 400 mS/mm has been measured. However, this value can be significantly increased by reducing the access resistances, as the contact resistances are as high as 0.45 .mm as extracted by transmission line measurements.
The Fig. 3(a) shows the strong impact of the gate-to-drain distance on the 3-terminal breakdown voltage as excepted. The breakdown voltage of the 110 nm technology scales well as a function of GD with 50V for GD = 0.5 µm to more than 130V for GD = 2.5 µm. A pronounced Kink effect can be noticed within the output characteristics, which confirms the rather strong trapping effects [18] , [19] as seen from the gate and drain lag due to the residual surface and buffer traps. This is confirmed in Fig. 3(b) showing the open channel DC pulsed measurements at V GS = +2 V for various quiescent bias points corresponding to the gate length (L G ) of 110 nm and gate-drain distance (GD) of 0.5 µm. The charge trapping is mainly attributed to the proximity of the carbon-doping with the 2DEG, which is known to generate trapping [20] . Also, the gate lag reveals the presence of traps in the vicinity of the gate most probably generated during the local SiN etching prior to the gate metal deposition.
The S-parameters have been measured from 250 MHz to 67 GHz with a Rhode and Schwarz ZVA67GHz network analyzer (see Fig. 4 ). As expected, the current gain extrinsic cut-off frequency (F T ) slightly decreases with V DS and L G (shown in Fig. 4(a) ). It can be pointed out that there is a large room for F T improvement by both reducing the contact resistances and the gate length. The maximum oscillation frequency (F max ) increases as a function of V DS , which in turn confirms the absence of short channel effects. F T /F max of 63/300 GHz are achieved at V DS = 20V for a GD = 0.5 µm and L G = 110 nm ( Fig. 4(b) ). For instance, the power gain is in excess of 17 dB at 40 GHz for the shortest design. The F max /F T ratio close to 5 is attributed to the highly favorable aspect ratio: gate length/gate-to-channel distance (>25).
IV. 40 GHZ LARGE SIGNAL CHARACTERISTICS:
Large signal characterizations have been carried out at 40 GHz on a nonlinear vector network analyzer system (Keysight Network Analyser: PNA-X, N5245A-NVNA) capable of on-wafer large signal device characterization up to the Q-band in continuous and pulsed mode. Further details of this specific power bench can be found in [21] . Fig. 6 shows typical pulsed (cold point, 1 µs width and 1% duty cycle) power performances at V DS = 10V and 20V of a 2×50 µm transistor with L G = 110 nm and GD = 0.5 µm. A saturated P OUT of 1.6 W/mm associated to an outstanding PAE above 65% (corresponding to a drain efficiency of 75%) at V DS = 10V and around 60% with a saturated P OUT of 3.8 W/mm at V DS = 20V (Z L = 0.8 <45 • >). Nevertheless, despite the strong trapping effects, a high PAE around 50% up to V DS = 20V is obtained in CW as shown Fig. 5 . In order to reach higher drain voltage (i.e., high power density), larger GD have been also measured. Fig. 8 shows the pulsed power performances for GD = 1.5 µm and various V DS up to 40V. In this case, the PAE remains around 60% up to V DS = 30V (Z L = 0.9 <35 • >) with a saturated P OUT of 5.4 W/mm (PAE matching). Due to the limitation of the test bench, only power matching was achievable at V DS = 40V. At this drain voltage, the PAE is maintained above 50% with a saturated P OUT as high as 8.3 W/mm. The comparison between large signal CW and pulsed mode is presented in Fig. 9 . The gap in term of performances between CW and pulsed mode reflects the trapping effects observed in the DC pulsed characteristics and thus a large room for improvement for the CW performances.
V. 94 GHZ LARGE SIGNAL CHARACTERISTICS
CW large signal characterizations at 94 GHz have then been performed on the same devices. A state-of-the-art P OUT = 4 W/mm in CW mode is observed with a PAE of 14.3% at V DS = 20V as shown in Fig. 10 . It appears that with a gate length of 110 nm, high performances in W-band can be achieved with this technology. Downscaling the gate length together with reduced contact resistances will certainly allow even higher performance, especially an improved PAE. Fig. 11(a) shows that these devices are favorably comparable to the Ga-Polar HEMTs state-of-the-art both in Q-band [1] - [8] and W-band as shown in Fig. 11(b) [9]- [15] . 
VI. SHORT TERM LARGE SIGNAL ROBUSTNESS ASSESSMENT
With the aim of assessing the robustness of these devices, the P OUT , PAE, Gain and the gate leakage current during the CW large signal measurements at 40 GHz have been monitored during 24 hours (by step of 8 hours) at room temperature (shown in Fig. 12 and 13 ). The injected power has been fixed to 18.5 dBm on a 2×50 µm transistor (GD = 1.5 µm and L G = 110 nm) at the peak PAE (around 50 %) with V DS = 20V. These measurements reveal that up to 24 hours, no-degradation is observed both in terms of performances and leakage current. It is interesting to note that the rather strong trapping effects do not favor any device degradation as seen in several previous reports [22] - [24] . The device robustness is attributed to the optimized T-gate and the surface passivation process.
VII. CONCLUSION
We have developed high frequency AlN/GaN HEMTs grown on SiC substrate. This technology enables to deliver high power density together with state-of-the-art PAE in pulsed mode (> 65%) and CW (> 50%) at 40 GHz. Moreover, high pulsed P OUT > 8 W/mm with a PAE of 50% at V DS = 40V has been achieved. CW performance at 94 GHz of the same devices shows an outstanding P OUT of 4 W/mm at V DS = 20 V. This achievement is attributed to the optimization of both material, design and processing quality enabling a high electron confinement together with reduced short channel effects under high electric field. In addition, preliminary large signal robustness assessment at 40 GHz shows no degradation of the devices under a monitoring during 24 hours owing to the in-situ SiN superior surface passivation enhancing the surface robustness. This is believed to be the first GaN HEMT report of high performances up to 94 GHz demonstrated simultaneously with stability during 24-h stress-test at 40 GHz.
